Uninterruptible power supplies (UPSs) are fundamental components of the power systems of important infrastructure facilities. However, in UPSs, the output voltage must be precisely controlled under load variations. For large-scale UPSs, the power rating of the inverter is several hundred kVA or more and its switching frequency must be under several kHz. The carrier interval is thus large, deteriorating its robustness to load disturbances. Hence, this paper proposes a deadbeat control with disturbance compensation using a 1-MHz multisampling method for three-phase pulse-width modulated inverter systems. Using an FPGA based hardware controller, 1-MHz sampling is realized within the carrier interval of the pulse-width modulated pulse. Simulation and experiments show that the robustness to load variation is better than that of the conventional deadbeat control method.
Introduction
As information technology grows worldwide, the influence of power grid fluctuations has substantially increased (1) . A constant power supply system is required in the case of grid power failure, especially for large-scale infrastructure facilities such as data centers, medical facilities, transportation systems, and industrial factories. In these systems, an uninterruptible power supply (UPS) is indispensable (2) . Recently, the construction of hyper-scale data centers has become widespread, and the demands for large-scale and highly reliable UPSs have increased (3) . In large-scale UPSs, the power rating of the inverter is several hundred kVA or more, and its switching frequency must remain under several kHz to avoid increasing the switching loss (4) . In a low carrierfrequency range, the percentage of the impedance of the LC filter component needs to be rather large, which increases its cost. In addition, the output characteristics when the load suddenly changes or becomes nonlinear must satisfy the design criteria. Hence, precise and accurate reference voltage control and robustness are required in UPSs (5) . Various approaches have been proposed to achieve precise and accurate control of the reference voltage or current, and deadbeat control is one of them (6) - (9) . In (10), the multisampling method was combined with deadbeat control using a MHz-range sampling approach in FPGA, and superior performance was obtained. In this case, the response to disturbances during the carrier interval was improved, and the robustness to parameter variations was also improved for a single-phase pulse-width modulated inverter (4) (10) (11) . In this paper, a multisampling method combined with deadbeat control for a three-phase PWM inverter system is proposed. In the multisampling method, during one carrier interval, multiple data are sampled, the control law is recalculated, and the PWM pulse width is updated after every sampling. As a result, the on and off timing of the PWM pulse can react to load disturbances during the carrier interval. When using the proposed method, the robustness to load variations is better than when the conventional deadbeat control method is used. The advantages of the proposed method are verified through simulations and experiments.
Control Method

Modeling
The proposed three-phase PWM inverter system is illustrated in Fig. 1 . The three-phase inverter bridge is connected to the LC filter component and the rated resistive load. Assuming that a balanced three-phase system is considered, the three-phase system can be converted to two independent single-phase systems. The control method for a single-phase system can then be applied to each independent single-phase system (12) . The conversion from three to two phases is expressed as follows.
Moreover, three-phase line-to-line voltage to two-phase voltage can be converted as follows.
Using (1) and (2), a three-phase system can be converted to two independent systems. Here, the state variables are V α and V β for the output voltage, I Lα and I Lβ for the inductor current, and I disα and I disβ for the disturbance current. The continuous time model of the proposed system becomes as follows.
where
Current I dis in (3) can be derived from the sampled data of I O . The current for the rated resistive load is considered to be the nominal current. Then, the disturbance current can be derived as follows.
In the proposed method, the rated resistive load is treated as a nominal load, and the disturbance current is defined as the change in current from the nominal current. Because the disturbance current is included in the model, the system can compensate for parameter variations or load disturbances. In the next section, a control method is constructed for the single-phase system described in (3). The two independently derived PWM pulse widths can be converted using two-tothree-phase conversion, and three-phase PWM pulse width can be derived.
Deadbeat Control with Disturbance Compensation
The sampling interval is denoted as T for the singlephase PWM inverter system in (3). Then, the discrete time model can be derived as follows (12) (13) .
Solving for the first line of (5), the following equation can be derived.
For the three-phase PWM inverter, the derived PWM pulse width of the deadbeat control law can be converted using twoto-three-phase conversion. Then, the three-phase PWM pulse width can be derived as follows.
Multisampling Method
The multisampling method can be realized using very fast A/D converters and an FPGA-based hardware controller (11) (14) . MHz-order sampling is carried out during the carrier interval. The PWM pulse width is recalculated at every sampling time and the switching timing is updated to respond to the disturbance of the load. Figure 2 shows the derivation of the PWM pulse during one carrier interval, which is divided into four stages. In mode 1, at every sampling, the control is calculated and the pulse widths are compared with the triangular waveforms. When the pulse width becomes larger than the triangular waveforms, the gates are turned on and the system enters mode 2, and remains in this state until the middle of the carrier interval. Then, the system changes to mode 3, and control is Fig. 2 . PWM modulation with multisampling method recalculated every sampling time. When the pulse width becomes smaller than the triangular waveforms, the gates are turned off. Then, the system enters mode 4 and waits for the next carrier interval. Applying the multisampling method, the switch-on and switch-off timings of the gate pulses can be determined independently, and the PWM pulse widths are modified because of the MHz-order sampling data. If the load is the rated resistive load, the PWM pulse widths become the widths of the nominal deadbeat control output. In contrast, if the load is not in the nominal condition, the PWM pulse widths are modified to respond to the load. If switching is carried out in mode 2 and 4, the equivalent carrier frequency is increased, and a constant carrier frequency cannot be achieved. Hence, switching is not carried out in mode 2 and 4.
We call this method the 1-MHz multisampling single-rate deadbeat control with disturbance compensation (1 MHz-MSSRDBDC) method.
Simulation
Step Response
To evaluate the effectiveness of the multisampling method, simulations to evaluate the step response of the output voltage were carried out. The 1 MHz-MSSRDBDC method was compared with the single-rate deadbeat control with disturbance compensation (SRDBDC) method. The simulation conditions are summarized in Table 1. The voltage references of V U , V V , and V W for the step response were set to 0.5 p.u., 0.2 p.u. and −0.7 p.u. respectively. The step responses of each voltage and disturbance current for 1 MHzMSSRDBDC and SRDBDC for the nominal condition are shown in Fig. 3 . The load was the rated resistive load, so the disturbance currents were zero. The response of the output voltage was improved when the proposed method was used. The control outputs for each phase are presented in Fig. 4 for the nominal condition. It can be observed that the control outputs responded to improve the tracking accuracy to the reference within the carrier interval when 1 MHzMSSRDBDC was used. The step response of each voltage and disturbance current for 1 MHzMSSRDBDC and SRDBDC for non-nominal conditions are shown in Fig. 5 . In addition, and the control outputs are shown in Fig. 6 . The load was set to 150 Ω and the disturbance currents were detected for each phase of the current. The output voltages were closer to the reference with the proposed method and the control outputs responded during the carrier interval. The output characteristics for nominal and non-nominal conditions are summarized in Tables 2 and 3, respectively. It is obvious that the overall performance is improved by the proposed method.
Simulation Result
Simulations for a three-phase PWM inverter with a low carrier-frequency range were carried out. Parameters for the simulation of the 5-kHz carrier frequency are listed in Table 1 . The output voltage and current waveforms for the rated resistive load are shown in Fig. 7 , those for the step load change are shown in Fig. 8 , and those for the nonlinear load are shown in Fig. 9 . The simulation results for the steady-state conditions are summarized in Table 4 . The steady-state error shows the average error of the output line-to-line voltage. The reference voltage amplitude is V ref , and the fundamental component of the output voltage, which was derived using a fast Fourier transform, is V 1 . Hence, the steady-state error is derived as follows. 
The load is the rated resistive load, so the output characteristics are almost the same. The simulation result for the step load change conditions are summarized in Table 5 . 1 MHzMSSRDBDC shows a good transient response, indicating that the multisampling method is a very effective way to deal with load disturbances. The simulation results for Table 6 , and the output characteristics of each simulation result are shown in Fig. 10 . In the conventional method, the distortion of the output voltage is relatively large, but it can be seen that the output characteristics for the rectifier load can be improved by employing the multisampling method.
Experiment
FPGA Controler
Experiments were carried out for the three-phase inverter system illustrated in Fig. 1 , in which the FPGA-based hardware controller was used. A module block diagram of the FPGA controller is illustrated in Fig. 11 . In the FPGA controller, a 50-MHz oscillator was implemented, and each control module was operated using a 100-MHz clock generated by the main PLL circuit. The output voltage, output current, and inductor current are converted at every 1-MHz sampling timing using A/D converters. The disturbance currents were calculated and the three-to-two-phase conversion was applied to the state variables so that an independent two-phase system could be derived. The deadbeat control law was applied to each singlephase system, and the derived pulse widths were converted to three-phase pulse widths using two-to-three-phase conversion. When the derived pulse widths were applied to the mode transitions of the multisampling method, 1-MHz multisampling control could be realized.
Experimental Result
The experimental results for the 5-kHz carrier frequency for the steady-state conditions are summarized in Table 1 . The output characteristics of the rated resistive load, step load change, and nonlinear load are shown in Figs. 12, 13, and 14, respectively. The experimental results for the steady state, step load change, and nonlinear conditions are summarized in Tables 7, 8 , and 9, respectively. The output characteristics of each experimental result are shown in Fig. 15 . Table 7 shows that the THD and steadystate error are improved when 1 MHzMSSRDBDC is used. The maximum voltage error for the reference for the duration of the load change is summarized on the left side of the table, and the settling time for the voltage fluctuation is summarized on the right side of the table. 1 MHzMSSRDBDC performs better than SRDBDC, indicating that the 1-MHz multisampling method is very effective for three-phase PWM inverters at 5-kHz carrier frequencies.
Conclusion
For the three-phase PWM inverter system, the 1 MHz-MSSRDBDC method was proposed and implemented using an FPGA-based hardware controller. Through simulations and experiments, the output characteristics were evaluated. The results show that the robustness with respect to load condition was improved. Moreover, the superior performance of the proposed method was verified.
